Abstract: In this paper, main and peaking voltages of a Doherty power amplifier are derived by means of the chain parameters of the output section to analyze the effect of the offset lines on the drain efficiency. It is shown that the main branch offset line dominates the drain efficiency. Furthermore, it is exhibited that moderate offset mismatch at the peaking branch has no significant influence on the output power performance of the amplifier. A 100 W GaN Doherty power amplifier is realized to experimentally verify the results.
Introduction
Complex digital modulation techniques are the most important component in the today's wireless communication systems to achieve higher data rate. However, these complex digital modulation techniques need more linearity in the RF power amplifiers. On the other hand, the efficiencies of RF power amplifiers should be as high as possible in order to minimize power consumption. A wide variety of solutions has been developed for power efficiency and linearity [1, 2, 3, 4] . Doherty power amplifiers (DPAs) gained more importance for wireless communication due to its simple structure. In a DPA, efficiency improvement is achieved by providing high impedance termination to the main amplifier to reach an early saturation at back of power (BOP). Then, increasing input drive level from BOP to the maximum level, the impedance termination is gradually reduced by a quarter-wave impedance transformer; thus, the output power increases while keeping the main amplifier in the saturation (see Fig. 1 ) [5] .
The simplest configuration of a basic DPA has a main amplifier biased in class-B mode and a peaking amplifier biased in deep class-C mode to make it in off state up to the BOP point. Output section of a basic DPA is shown in Fig. 2 which both amplifiers have output impedance transformation networks (ITN) to ensure proper operating condition with respect to the maximum power and efficiency regarding to their optimum load value, voltage and current ratings [6] .
For the proper load modulation, the impedance seen by the load looking into the peaking amplifier must be very high (ideally infinite) in the low power region. At high frequencies, the transistor output reactance should be compensated to provide the required open circuit condition by using phase compensation circuits. One of the implementation methods to provide the required phase offset is a transmission line with optimized electrical length and characteristic impedance so called as offset lines [7] . As it can be seen from Fig. 3 , at the peaking branch, output reactance of the peaking transistor, Z Trop off transformed by the output ITN to the Z ITNp off , then Z ITNp off is transformed to infinite (in ideal condition) by the offset line [8] . At the main branch, the load, R L transformed to Z 0 2 =R L by a quarterwave transformer [5] . Incorrect phase offsets on the main and the peaking branches will cause improper Doherty operation and resulting degradation on the power efficiency. Various new methods are reported to implement the offset lines to improve the power efficiency such as [9, 10] . Moreover, several different configurations of the offset lines have been reported to extend the operating frequency band [11, 12] . In this letter, voltage and current equations of DPA are derived using the chain matrices of the output sections to analyze the effect of the offset lines on the power efficiency. To be more precise, as it is shown in Fig. 4 , the main amplifier offset line phase length m and the peaking amplifier offset line phase length p are explicitly derived in terms of the main amplifier output section chain matrix T m and the peaking amplifier output section chain matrix T p . Then, their influence on the drain power efficiency is investigated. It is shown that the main branch offset line dominates the drain efficiency. This fact is also verified experimentally. Furthermore, it is exhibited that moderate offset mismatch at the peaking branch has no significant influence on the output power performance of the amplifier. where V m and V p are drain voltages for the main and peaking branches respectively, I m and I p are the output current of the main and the peaking devices, V L is the load voltage. Eq. (1-5) can be employed to solve the output voltages and currents as follows.
In the above equations, all the voltages and currents depend on the impedance transforming network parameters, offset lines and quarter-wave transformer parameters as well as the load, R L . Independent variables are the main and the peaking transistors output currents, I m and I p respectively. In the low power region, the peaking amplifier does not operate. Therefore, the output impedance of the peaking amplifier which is seen by the load must be very high. In this case, the output impedance of the peaking amplifier Z 22p ¼ D p =C p must be very high, ideally, infinite (Fig. 4) . Therefore, p must be set to make the chain parameter C p ¼ 0. On the other hand, the load voltage must depend only on the main amplifier current [6] . From Eq. (8), it is clear that the chain parameter D m must be equal to zero. Similarly m must be set to ensure D m ¼ 0. Referring to Fig. 4 , let the chain matrices be T ITNp ¼ ½A ITNp B ITNp ; C ITNp D ITNp and Z 0 be the characteristic impedance of both offset lines m and p . Then, in order to satisfy
Similarly, for an ideal quarter-wave impedance transformer, to satisfy D m ¼ 0, m must be
Effect of offset lines
In order to analyze the effect of the offset lines on the Doherty operation, a DPA is designed with Nitronex NPT1010 Gallium-Nitride (GaN) transistors for the 800 MHz band which corresponds to UHF channel 61-69 (790-862 MHz). For the main branch, a Class-B amplifier is designed by using the AWR RF design tool. The input and the output impedance transforming networks are optimized with respect to the output power and the efficiency. For the peaking branch, Class-C amplifier is designed to keep the peeking branch at the off-state at low power region for proper Doherty operation. Gate bias voltages for the main and the peaking amplifiers are −1.54 V and −3.77 V respectively. Drain bias voltages are 28 V for the both amplifiers. The quiescent drain current for the main amplifier is set to 700 mA. After the optimization of the main and the peaking amplifiers, a new schematic is created on AWR by cascading T ITNm with the main offset line and an ideal quarter-wave transformer as depicted in Fig. 4 . Similarly the peaking branch is added to the schematic. The output parasitic capacitance of NPT1010 transistor is included in ITN m and ITN p as explained in Section 2 [14] . ABCD parameters of ITN m and ITN p are determined via simulation on AWR. Then using Eq. (11) and Eq. (12) offset values are calculated as 24°for both the main and the peaking branches. Two controlled current source are used for each branch to simulate output voltages, V m and V p as well as the load voltage, V L .
Simulation results for the normalized V m and V p are shown in Fig. 5 and Fig. 6 for various offset values. Fig. 5 shows three different main and peaking voltages at the correct value of main offset, namely m0 , 30% lower and 30% higher values than that of m0 . These results are obtained by keeping the peaking offset constant at the correct value of p0 . As it is seen in Fig. 5 , the main amplifier output voltage is lower than the saturation limit for incorrect main offsets which cause lower efficiency and lower output power. This is the ideal Doherty operation as explained in [6] . All the AWR simulation results are verified using Eq. (6) (7) (8) in Matlab environment. and the gain. The difference from the simulation which was 24°for the both main and peaking amplifier is because of component and manufacturing tolerances. With the correct offset lines, maximum output power is 51.2 dBm with 67.6% drain efficiency for CW input signal and the gain is 14.65 dB with AE1:35 dB variation over the output power range. Variety lengths of offset lines are applied to the both main and peaking branches. Drain efficiency dramatically changes with the main offset line even at small offset mismatch. For 14°mismatch at the main offset line causes up to 6% degradation on the power efficiency, for 24°mismatch causes more than 13% efficiency degradation and 1 dB gain loss. But peaking offset line has no dramatic effect on the drain efficiency as shown in Fig. 8 for moderate offset mismatch. At 28°mismatch, slightly lower efficiency at low power region, slightly higher efficiency at high power region due to higher drain voltage at peaking branch which is consistent with simulation result. Only three different offset values are depicted for clarity in Fig. 8 .
Conclusion
The output section of Doherty power amplifier is theoretically analyzed by deriving system chain parameters. Effect of the offset lines is investigated by studying output voltage and current equations. Both theoretical and experimental results show that the main branch offset line plays an important role on the drain efficiency. Moderate offset mismatch at the peaking branch has no dramatic influence on the power performance of the Doherty power amplifier. 
